Drive World ESC is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the Drive World with ESC 2019 Presentation Store. Here you can view and download conference presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Simplify Multi-Core Debugging in Your SoC Development Workflow

Aaron Bauch  (Field Application Engineer, IAR Systems)

Location: Room 204

Date: Thursday, August 29

Time: 3:15 pm - 4:00 pm

Track: ESC - Embedded Hardware Design & Verification

Format: Technical Session

Vault Recording: TBD

The complexity of applications is always increasing and to handle the increased workload, multicore devices are becoming more popular in SoC design. A modern debug solution can yield a surprisingly advanced visualization of your application's behavior using the Instrumentation Trace Macrocell (ITM) available in Cortex-M based microcontrollers. Additionally, utilizing the full Embedded Trace Macrocell (ETM) available in many Cortex-M/R/A devices adds even more possibilities to identify bugs in the most efficient way. In this session, we will look at the technology behind various ARM trace sources and use trace-based debugger technology to demonstrate the benefits of ARM Cortex-M/R/A debug features; specifically, we will show you how to do code coverage and function profiling on your device to quickly isolate issues. Additionally, this presentation will show you how to simultaneously debug two or more identical cores (symmetric multicore processing (SMP)), and two cores with different architectures (asymmetric multicore processing (AMP)), all in one single debug probe interface. This session will help you quickly and seamlessly deploy a SoC application.